|
MASTER SYLLABUS |
|||||||||
|
CST 1600 |
|||||||||
| Class Hours: 3.0 | Credit Hours: 4.0 | ||||||||
| Laboratory Hours: 3.0 | Date Revised: Spring 00 | ||||||||
| Catalog Course Description: | |||||||||
| Number systems, Boolean algebra, combinational and sequential circuits, processor functional units and control, pipelining, memory and caching, stored program computing, memory management, computer system organization, assembly language programming. | |||||||||
| Entry Level Standards: | |||||||||
| The student must have math, writing, verbal, and English language skills at the college level. | |||||||||
| Prerequisite: | |||||||||
| CST 1020 or department approval | |||||||||
| Textbook(s) and Other Reference Materials Basic to the Course: | |||||||||
| Heuring, Vincent P and Jordan, Harry F., Computer Systems Design and Architecture, Addison Wesley, 1997 | |||||||||
| I. Week/Unit/Topic Basis: | |||||||||
| Week | Topic | ||||||||
| 1 | Introduction, binary numbers; Boolean algebra, gates | ||||||||
| 2 | Combinational circuit analysis; K-maps, comb. circ. design | ||||||||
| 3 | Flip-flops; Sequential circuit analysis | ||||||||
| 4 | Sequential circuit design, registers, counters | ||||||||
| 5 | Review/overview; Test I | ||||||||
| 6 | Instruction sets, addr. modes; SRC assembly lang. programming | ||||||||
| 7 | SRC assembly lang. programming; Reg, Transfer Notation for SRC | ||||||||
| 8 | CISC vs. RISC architecture; Implementing SRC: Design | ||||||||
| 9 | One bus SRC implementation; Multibus SRC implementation | ||||||||
| 10 | Pipelining; Pipeline Hazards | ||||||||
| 11 | Microprogramming; Test II | ||||||||
| 12 | Fixed point arithmetic | ||||||||
| 13 | Floating point arithmetic; Memory Systems | ||||||||
| 14 | Cache memory, Virtual memory | ||||||||
| 15 | I/O; Test III | ||||||||
| 16 | Final Exam Period | ||||||||
| II. Course Objectives*: | |||||||||
| A. | Demonstrate familiarity with the hardware components of a digital computer. I,III,IV,VI,IX,XI | ||||||||
| B. | Demonstrate knowledge of principles and underlying concepts of Boolean algebra, logic gates, and functional units such as registers, CPU, ALU, and memory. I,II,III,IV,VI,IX,XI | ||||||||
| C. | Demonstrate the ability to logically manipulate computer's hardware through assembly language programming. I,II,III,IV,V,VI,XI | ||||||||
| *Roman numerals after course objectives reference goals of the Business and Computer Technologies department. | |||||||||
| III. Instructional Processes*: | |||||||||
| Students will: | |||||||||
| 1. | Design, implement, and test the hardware for an alarm system using a digital circuit simulator. Communication Outcome, Problem Solving and Decision Making Outcome, Technological Literacy Outcome, Information Literacy Outcome, Transitional Strategy, Active Learning Strategy | ||||||||
| 2. | Design, implement, and test an assembly language program for a relatively simple calculator. Communication Outcome, Problem Solving and Decision Making Outcome, Technological Literacy Outcome, Information Literacy Outcome, Transitional Strategy, Active Learning Strategy | ||||||||
| 3. | Use professionally accepted methods and materials in completion of applications. Technological Literacy Outcome, Personal Development Outcome, Transitional Strategy, Active Learning Strategy | ||||||||
| 4. | Practice elements of the work ethic such as punctuality, professionalism dependability, cooperation, and contribution. Personal Development Outcome | ||||||||
| *Strategies and outcomes listed after instructional processes reference Pellissippi State’s goals for strengthening general education knowledge and skills, connecting coursework to experiences beyond the classroom, and encouraging students to take active and responsible roles in the educational process. | |||||||||
| IV. Expectations for Student Performance*: | |||||||||
| Upon successful completion of this course, the student should be able to: | |||||||||
| 1. | Design and implement moderately complex digital systems. A, B | ||||||||
| 2. | Write simple to moderately complex assembler programs. B | ||||||||
| 3. | Use register transfer notation (RTN) to describe operation of a simple RISC computer. A, B | ||||||||
| 4. | Relate assembler instructions to hardware performance. B, C | ||||||||
| 5. | Describe the pipelining of instructions and state hazards associated with its implementation. A,B | ||||||||
| 6. | Convert numerical data between internal (binary) and external forms. B, C | ||||||||
| 7. | Relate various types of computer memory to hardware implementation and system performance. A, B | ||||||||
| 8. | Describe the operation of various I/O subsystems. A, B, C | ||||||||
| *Letters after performance expectations reference the course objectives listed above. | |||||||||
| V. Evaluation: | |||||||||
| A. Testing Procedures: 60% of grade | |||||||||
| Three one-hour tests will count 60% of the final grade. | |||||||||
| B. Laboratory Expectations: 20% of grade | |||||||||
| Weekly lab assignments will be given and should be completed during the scheduled lab time. If you cannot finish during the allotted time, you will be given until the beginning of the next week's first lab to complete the assignment. Attendance in labs is mandatory and will not be made up without sufficient cause. | |||||||||
| C. Field Work: 20% of grade | |||||||||
| Weekly quizzes over recently covered topic count 20% of the final grade. There will be no make-ups. | |||||||||
| D. Other Evaluation Methods: | |||||||||
| N/A | |||||||||
| E. Grading Scale: | |||||||||
| Assuming
that all class and lab work is completed with at least a C average on all
three parts, (ie, tests, quizzes, labs), the final grade will be assigned
as follows:
A 90 - 100 %
|
|||||||||
| VI. Policies: | |||||||||
| Attendance Policy: | |||||||||
| Pellissippi State Technical Community College expects students to attend all scheduled instructional activities. As a minimum, students in all courses must be present for at least 75 percent of their scheduled class and laboratory meetings in order to receive credit for the course. | |||||||||